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Abstract
This work proposes dedicated hardware for an intelligent control system on Field Programmable Gate Array
(FPGA). The intelligent system is represented as Takagi-Sugeno Fuzzy-PI controller. The implementation
uses a fully parallel strategy associated with a hybrid bit format scheme (fixed-point and other floating-
point). Two hardware designs are proposed; the first one uses a single clock cycle processing architecture,
and the other uses a pipeline scheme. The bit accuracy was tested by simulation with a non linear control
system of robotic manipulator. The area, throughput, and dynamic power consumption of the implemented
hardware are used to validate and compare the results of this proposal. The results achieved allow that the
proposal hardware can use in several applications with high-throughput, low-power and ultra-low-latency
restrictions such as teleportation of robot manipulators, tactile internet, industrial automation in industry
4.0, and others.
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1. Introduction
Systems based on Fuzzy Logic (FL), have been used in many industrial and commercial applications such
as robotics, automation, control and classification problems. Unlike high data volume systems, such as Big
Data and Mining of Massive Datasets (MMD) [1, 2, 3], one of the great advantages of Fuzzy Logic is its
ability to work with incomplete or inaccurate information.
Intelligent systems based on production rules that use Fuzzy Logic in the inference process are called
in the literature of Fuzzy Systems (FS) [4]. Among the existing inference strategies, the most used, the
Mamdani and the Takagi-Sugeno, are differentiated by the final stage of the inference process [5, 6, 7, 8, 9,
10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20].
The interest in the development of dedicated hardware implementing Fuzzy Systems has increased due to
the demand for high-throughput, low-power and ultra-low-latency control systems for emerging applications
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such as the tactile Internet [21, 22], the Internet of Things (IoT) and Industry 4.0, where the problems
associated with processing, power, latency and miniaturization are fundamental. Robotic manipulators used
on tactile internet need a high-throughput and ultra-low-latency control system, and this can be achieved
with dedicated hardware [21].
The development of dedicated hardware, in addition to speeding up parallel processing, makes it possible
to operate with clocks adapted to low-power consumption [23, 24, 25, 26, 27, 28, 29]. The works presented in
[30, 31, 32, 33, 34, 35, 36, 37] propose implementations of FS on reconfigurable hardware (Field Programmable
Gate Array - FPGA), showing the possibilities associated with the acceleration of fuzzy inference processes
having a high degree of parallelization. Other works propose specific implementations of Fuzzy Control
Systems (FCS) using the Fuzzy Mamdani Inference Machine (M-FIM) and the Takagi-Sugeno Fuzzy Inference
Machine (TS-FIM) [5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20]. The works presented in [38, 39, 40]
propose the Takagi-Sugeno hardware acceleration for other types of application fields.
This work aims to develop a new hardware proposal for a Fuzzy-PI controller with TS-FIM. Unlike most
of the works presented, this project offers a fully parallel scheme associated with a hybrid platform using
fixed-point and floating-point representations. Two TS-FIM hardware modules have been proposed, the first
(here called TS-FIM module one-shot) takes one sample time to execute the TS-FIM, and the second (here
called as TS-FIM module pipeline) uses registers inside the TS-FIM. Two Fuzzy-PI controller hardware have
been proposed, one for the TS-FIM one-shot module and another for the TS-FIM module pipeline. The
proposed hardware have been implemented, tested and validated on a Xilinx Virtex 6 FPGA. The synthesis
results, in terms of size, resources and throughput, are presented according to the number of bits and the
type of numerical precision. Already, the physical area on the target FPGA reaches less than 7%. The
implementation achieved a throughput between 10 and 18Msps (Mega samples per second), and between 490
and 882Mflips (Mega fuzzy logic inferences per second). Validation results on a feedback control system are
also presented, in which satisfactory performance has been obtained for a small number of representation bits.
Comparisons of results with other proposals in the literature in terms of throughput, hardware resources,
and dynamic power savings will also be presented.
2. Related works
In [30], a high-performance FPGA Mamdani fuzzy processor is presented. The processor achieved a
throughput of about 5Mflips at a clock frequency about 40MHz and it was designed for 256 rules and 16
inputs with 16 bits. The proposal used a semi-parallel implementation and thus reduced the number of the
operations per Hz. The work presented in [30] has about 540 = 0.125 flips/Hz and the work proposed here can
achieve about 256∗4040 = 256 flips/Hz due the fully parallel hardware scheme used. The significant difference
between throughput and operation frequency also implies a high power consumption [41]. The work presented
in [31] uses a Mamdani inference machine and the throughput in Mflips is about 48.23Mflips. The hardware
was designed to operate with 8 bits, four inputs, 9 rules and one output. Similar to the work presented
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in [30], the proposal introduced in [31] adopted a semi-parallel implementation, and this way decreased the
throughput and increased power consumption. Other Mamdani implementations following the same strategy
are also found in [32, 33, 34, 35].
A multivariate Takagi-Sugeno fuzzy controller on FPGA is proposed in [5]. The hardware is applied to
the temperature and humidity controller for a chicken incubator and it was projected to two inputs, 6 rules
and three outputs. When compared to other works, the hardware proposed in [5] achieved a low throughput
about 6Mflips. A hardware accelerator architecture for a Takagi-Sugeno fuzzy controller is proposed in [7]
and this proposal achieved a throughput about 1.56Msps with three inputs, two outputs and 24 bits.
In [11, 12, 13] a design methodology for rapid development of fuzzy controllers on FPGAs was developed.
For the case with two inputs, 35 rules and one output (vehicle parking problem), the proposed hardware
achieved a maximum clock about 66.251MHz with 10 bits. However, the TS-FIM takes 10 clocks to complete
the inference step, and this decreases the throughput, and it increases the power consumption.
The implementation presented in [14] aims at creating a hardware scheme of fuzzy logic controller on
FPGA for the maximum power point tracking in photo-voltaic systems. The implementation takes 6 clocks
cycles over 10MHz and this is equivalent a throughput about 10MHz6 ≈ 1.67Msps. In [16], a Mamdani fuzzy
logic controller on FPGA was proposed. The hardware carries out a throughput of about 25Mflips with two
inputs, 49 rules.
The work presented in [17] implements a semi-parallel digital fuzzy logic controller on FPGA. The work
achieved about 16Msps per clock frequency of 200MHz, that is, 0.08Msps/MHz. On the other hand, this
manuscript uses a fully parallel approach and it achieves 1Msps/MHz, in other words, it can execute more
operations per clock cycle. In the same direction, the proposals presented in [18, 20] shows a semi-parallel
fuzzy control hardware with low-throughput, about 1Msps.
Thus, this manuscript proposes a hardware architecture for the Fuzzy-PI control system. Unlike the works
presented in the literature, the strategy proposed here uses a fully parallel scheme associated with a hybrid
use in the bit format (fixed and floating-point). After several comparisons with other implementations of the
literature, the scheme proposed here showed significant gains in processing speed (throughput) and dynamic
power savings.
3. Takagi-Sugeno Fuzzy-PI Controller
Figure 1 shows the Fuzzy-PI intelligent control system operating a generic plant [4, 42, 43]. The plant
output variable y(t) is called the controlled variable (or controlled signal), and it can admit several kinds
of physical measurements such as level, angular velocity, linear velocity, angle, and others depending on
the plant characteristics. The controlled variable, y(t), passes through a sensor that converts the physical
measure into a proportional electrical signal that it is discretized at a sampling rate, ts, generating the signal,
y(n).
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Figure 1: Architecture of the Fuzzy-PI feedback control system operating a generic plant.
The plant drives the kind of sensor that will be used. For level control in tanks used in industrial
automation, the sensor can be characterized by the pressure sensor. For robotics applications (manipulators
or mobile robotics), the sensor can be position sensor (capture angle information) or encoders sensor (capture
angular or linear velocity information).
In the n-th time, the Fuzzy-PI controller (see Figure 1) uses the signal, y(n), and it calculates the error
signal, e(n), and difference of error, ed(n). The signal e(n) is expressed by
e(n) = ysp(n)− y(n), (1)
where the ysp(n) is the reference signal also called the set point variable and the signal ed(n) by
ed(n) = e(n)− e(n− 1). (2)
After the computation of the signals e(n) and ed(n), the Fuzzy-PI controller generate the signals x1(n) and
x2(n), which can be expressed as
x0(n) = Kp× ed(n) (3)
and
x1(n) = Ki× e(n). (4)
The variables Kp and Ki represent the proportional gain and the integration gain, respectively [4, 42, 43].
Subsequently, the signals x0(n) and x1(n) are sent to the fuzzy Takagi-Sugeno inference, called in this article
of Takagi-Sugeno - Fuzzy Inference Machine (TS-FIM) (see Figure 1).
The TS-FIM is formed by three stages called fuzzification, operation of the rules (or rules evaluation) and
defuzzification (or output function) [4]. In the fuzzification each i-th input signal xi(n) is applied to a set of
Fi pertinence functions whose output can be expressed as
fi,j(n) = µi,j(xi(n)) for j = 0, . . . , Fi, (5)
where, µi,j(·) is the j-th membership function of the i-th input and fi,j(n) is the output of the fuzzification
step associated with the j-th membership function and the i-th input in the n-th time. For two inputs, x0(n)
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and x1(n), the TS-FIM generates a set of F0+F1 fuzzy signals (f0,j and f1,j) and these signals are processed
by a set of F0F1 rules in the operation (or evaluation) phase. Each g-th rule can be expressed as
og = min(f0,l, f1,k) for g = 0, . . . , (F0F1)− 1, (6)
where g = F0,l+k for (l, k) = (0, 0), (0, 1), . . . , (F0−1, F1−1). Finally, the output (defuzzification) of TS-FIM,
called here vd(n), can be expressed as
vd(n) =
a(n)
b(n)
=
∑(F0F1)−1
g=1 ag∑(F0F1)−1
g=0 og
=
∑(F0F1)−1
g=1 og × (Agx0(n) +Bgx1(n) + Cg)∑(F0F1)−1
g=0 og
, (7)
where Ag, Bg e Cg are parameters defined during the project [4].Thus it can be said that every n-th instant
TS-FIM receives as input x0(n) and x1(n) and generates as output v(n), that is,
vd(n) = TSFIM (x0(n), x1(n)) , (8)
where TSFIM (·) is a function that represents TS-FIM.
After the TS-FIM processing, the Fuzzy-PI controller integrates the signal vd(n) generating the signal
v(n) (see Figure 1). The signal is the output of the Fuzzy-PI controller, and it can be expressed as
v(n) = vd(n) + v(n− 1). (9)
The signal v(n) is saturated between vmin and vmax, generating the signal r(n) that it is expressed as
r(n) =

vmax for v(n) > vmax
v(n)
vmin for v(n) < vmin
. (10)
Finally, the signal r(n) is sent to a actuator, which transforms the discrete signal into a continuous signal,
r(t), to be applied to the plant.
4. Hardware Proposal
Figure 2 presents the general structure of the proposed hardware in which it consists of three main
modules called Input Processing Module (IPM), TS-FIM Module (TS-FIMM) and Integration Module (IM).
The hardware was developed for the most part using a fixed-point format for the variables, in which, for
any given variable, the notations [uT.W] and [sT.W] indicate that the variable is formed by T bits of which
W are intended for the fractional part and the symbols "s" and "u" indicate that the variable is signed or
unsigned, respectively. For the case of signed variables, type s, the number of bits destined for the integer
part is characterized as T −W − 1 and for unsigned variables, type u, the number of bits is T −W for the
integer part.
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Figure 2: Overview of Fuzzy-PI controller proposed architecture.
4.1. Input Processing Module (IPM)
The IPM (shown in Figure 3) is responsible for processing the control signal generated by the plant to
the input of the Fuzzy-PI controller. The IPM computes the Equations 1, 2, 3 and 4. The signals associated
with this module were implemented with M bits where, one is reserved for the sign and N for the fractional
part where, the value of M can be expressed as
M = N + log2(dymaxe) + 1, (11)
where ymax represents the maximum value, in modulus, of the process variable, y(n). The values of Kp
and Ki should be designed to try to maintain the output signals of the module, x0[V.N](n) and x1[V.N](n),
between −1 and 1, respectively. In this way, you can set V = N+ 1, aiming at reducing the number of bits
associated with the project. It is important to note that the two gain modules, Kp and Ki, also saturate the
signal in [V.N](n) bits after multiplication.
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Figure 3: Hardware architecture of IPM.
4.2. TS-FIM Module (TS-FIMM)
The TS-FIMM is composed of three hardware components: Membership Function Module (MFM), Op-
eration Module (OM) and Output Function Module (OFM). The MFM is the first module associated with
TS-FIMM and it corresponds to the fuzzification process, the OM component completes the rules evaluation
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phase and the OFM performs the defuzzification step (see Section 3). This work proposes two designers for
TS-FIMM.
The first one, presented in Figure 4 and called here as TS-FIMM One-Shot (TS-FIMM-OS), performs all
modules MFM, OM, and OFM in one sample time, in other words, it takes one sample time to generate the
n-th output associated of the n-th input. The second, presented in Figure 5 and called here as TS-FIMM
Pipeline (TS-FIMM-P), used registers (blocks called R in the Figure 4) among the input, MFM, OM, OFM
and output. The TS-FIMM-P takes four sample time to perform all modules MFM, OM, and OFM, in other
words, there is a delay of the four samples between the n-th output and n-th input.
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Figure 4: Hardware architecture of TS-FIMM One-Shot (TS-FIMM-OS).
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Figure 5: Hardware architecture of TS-FIMM Pipeline (TS-FIMM-P).
The TS-FIMM-OS will have a longer sample time than TS-FIMM-P because the critical path is also
longer; however, the TS-FIMM-OS does not have a delay. It is important to empathize that the delay inside
the feedback control can take a system to instability. The instability degree depends on the system and how
long is the delay. The instability will depend on the characteristics of the system and the size of the delay
7
[44]. On the other hand, the pipeline scheme associated with TS-FIMM-P has a short sample time (short
critical path), and this permits a high-throughput when it compares to TS-FIMM.
4.2.1. Membership Function Module (MFM)
In the MFM, each i-th input variable is associated with a module that collects Fi membership functions,
called here Membership Function Group (MFG). Figure 6 shows the i-th MFG, called of the MFG-i, related
with the i-th input, xi[sV.N](n).
[uN.N](n)fi, −1Fi
MF-i0
[uN.N](n)fi,0
MF-i( − 1)Fi
[sV.N](n)xi
⋮ ⋮
MFG-i
Figure 6: Hardware architecture of module MFG-i associated with the i-th input, xi[sV.N](n).
Each MFG-i collects Fi membership functions (see Figure 6) called MF-ij and each module MF-ij imple-
ments the j-th membership function associated with the i-th input, µi,j(xi(n)). In every n-th time instant all
membership functions,
∑
i Fi, are executed in parallel and at the output of each MF-ij is generated a N bits
signal of type u and without the integer part, called fi,j [uN.N](n) (see Figure 6). The Fuzzy-PI controller
proposed here uses F0 + F1 membership functions.
Figure 7 shows the membership functions implemented in the MFM. For both variables, x0[sV.N](n) and
x1[sV.N](n), seven functions of pertinence were created (trapezoidal type in the extremes and triangular
in the remaining). The linguistic terms associated with membership functions are Large Negative (LN),
Moderate Negative (MN), Small Negative (SN), Zero (ZZ), Small Positive (SP), Moderate Positive (MP) and
Large Positive (LP).
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Figure 7: Membership functions from inputs x0[sV.N](n) and x1[sV.N](n).
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Each j-th membership function associated with i-th input was implemented directly on hardware based
on the following expressions
µRTi,j (xi[sV.N](n)) =

0 if xi[sV.N](n) > di,j [sW.T]
GRTi,j (n) if ci,j [sW.T] ≤ xi[sV.N](n) ≤ di,j [sW.T],
1 if xi[sV.N](n) < ci,j [sW.T]
(12)
being µRTi,j (·) the trapezoidal function on the right, ci,j [sW.T and di,j [sW.T] are constants (ci,j [sW.T <
di,j [sW.T]) and
GRTij (n) =
di,j [W.T]− xi[sV.N](n)
di,j [W.T]− ci,j [W.T] , (13)
where W and T are the number of bits in the integer and fractional part relative to the constants of the j-th
activation function associated with i-th input. For the trapezoidal of the left one has
µLTi,j (xi[sV.N](n)) =

0 if xi[sV.N](n) < ei,j [sW.T]
GLTi,j (n) if ei,j [sW.T] ≤ xi[sV.N](n) ≤ fi,j [sW.T],
1 if xi[sV.N](n) > fi,j [sW.T]
(14)
with µLTi,j (·) the left trapezoidal function, ei,j [sW.T and fi,j [sW.T] constants (ei,j [sW.T < fi,j [sW.T]) and
GLTij (n) =
xi[sV.N](n)− ei,j [W.T]
fi,j [W.T]− ei,j [W.T] . (15)
Finally, for the triangular membership function is expressed as
µTi,j(xi[sV.N](n)) =

µLTi,j (xi[sV.N](n)) if xi[sV.N](n) < mi,j [sW.T]
µRTi,j (xi[sV.N](n)) if xi[sV.N](n) ≥ mi,j [sW.T]
, (16)
where mi,j [sW.T] is the triangle center point, that is, mi,j [sW.T] = ci,j [sW.T] = fi,j [sW.T]. The values of
W and T will set the resolution of the activation functions. In the implementation proposed in this work,
the value of W is always expressed as W = 2 × T + 1. The use of non-linear pertinence functions can be
accomplished by applying Lookup Tables (LUTs) in the implementation.
Although this implementation uses only two inputs (x0[sV.N](n) and x1[sV.N](n)) and seven member-
ship functions for each input, this can be easily extended for more inputs and functions, since the entire
implementation is performed in parallel.
4.2.2. Operation Module (OM)
The F0 + F1 outputs from the MFM module are passed to the OM module that performs all operations
relative to the F0F1 rules, as described in Equation 6 on Section 3. Figure 8 details the hardware structure
of one of the F0F1 operating modules, here called O-lk, which performs the minimum operation ("AND"
connector) between the l-th membership function from input 0, f0,l[nN.N](n), with the k-th membership
function from input 1, f1,k[uN.N](n) (see Equation 7).
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Figure 8: Arquitecture of the module O-lk associated with the operation between the fuzzyfied signal from the l-th membership
function from input 0, f0,l[nN.N](n), with the k-th membership function from input 1, f1,k[uN.N](n) (see Equation 7).
4.2.3. Output Function Module (OFM)
The OFM, illustrated in Figure 9, performs the generation of the TS-FIMM output variable during
the step called defuzzification. This step essentially corresponds to the implementation of the Equation 7
presented in Section 3. The blocks called NM and DM perform the numerator and denominator operations
presented in Equation 7, respectively.
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Figure 9: Hardware architecture of the OFM.
Figures 10 and 11 show the hardware implementation of the NM. The NM is composed of the F0F1
hardware components called WM-g and an adder tree structure. Each g-th WM-g, detailed in Figure 11, is
a parallel hardware implementation of the variable ag presented in Equation 7. The F0F1 WMs hardware
components are also implemented in parallel and they generated F0F1 signals ag[sH.N](n) in each n-th time
instant. Since −1 < x0[V.N](n) < 1, −1 < x1[V.N](n) < 1, 0 < og[uN.N](n) < 1, −1 < Ag < 1, −1 < Bg < 1
and −1 < Cg < 1 for g = 0, . . . , F0F1 the variable H can be expressed as H = N + 3.
The adder tree structure, illustrated in Figure 10, has a depth expressed as log2(dF0F1e) thus the output
signal a(n) (see Equation 7) can be performed as a[sP.N](n) where
P = H + log2(dF0F1e). (17)
The DM, presented in Figure 12, is characterized with an adder tree structure with depth also expressed as
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log2(dF0F1e). The output signal of DM can be expressed as b[sQ.N](n) where
Q = N + log2(dF0F1e) + 1. (18)
For the division calculation, the output signals, in fixed-point, of the NM and DM modules (a[sP.N](n)
and b[sQ.N](n) are transformed to a 32-bit floating-point (IEEE754) standard by the Fixed-point to Float
(FP2F) module (a˜[Float32](n) e b˜[Float32](n)) and after division the TS-FIMM output is converted back
into fixed-point by the Float to Fixed-point (F2FP) module.
Since the TS-FIMM inputs and the values of Ag, Bg and Cg are between −1 and 1, it can be guaranteed,
from Equation 7, that the output , vd[sV.N](n), continue normalized between −1 and 1. Thus, one can use
the same input resolution, that is, N for the fractional part and V = N + 1 for the integer part, as shown in
Figure 9.
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Figure 12: Hardware architecture of the DM.
4.3. Integration Module (IM)
The IM, shown in Figure 13, implements the Equation 9 presented in Section 3. This module is the last
step on the Fuzzy-PI hardware and it is composed of the accumulator with a saturation. The output signal,
r(n), is expressed as r[sG.N](n) where
G = N + log2(dvmax − vmine) + 1. (19)
[sV.N]( ) 
 
+
 [sG.N]( )
 [sG.N]( − 1)
R
Figure 13: Hardware architecture of the IM.
5. Synthesis Results
The synthesis results were obtained to Fuzzy-PI controller (see Figure 2) and also to specific modules
TS-FIMM-OS (see Figure 4) and TS-FIMM-P (see Figure 5). The separate synthesis of the TS-FIMM allows
to analysis of the Fuzzy inference algorithm core in the complete hardware proposal. All synthesis results
used an FPGA Xilinx Virtex 6 xc6vlx240t-1ff1156 and that has 301,440 registers, 150,720 logical cells to be
used as LUTs and 768 multipliers.
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5.1. Synthesis Results - TS-FIMM Hardware
Tables 1 and 2 present the synthesis results related to hardware occupancy and the maximum throughput,
Rs = 1/ts, in Mega samples per second (Msps) of the system for several values ofN and T . Tables refTab1sults
and 2 show the synthesis results associated with TS-FIMM-OS and TS-FIMM-P, respectively. The columns,
NR, NLUT and NMULT represent the number of registers, logic cells used as LUTs and multipliers in the
hardware implemented in the FPGA, respectively. The PNR, PNLUT, and NMULT columns represent the
percentage relative to the total FPGA resources.
Table 1: Synthesis results (hardware requirement and time) associated with TS-FIMM-OS hardware.
N T NR PR NLUT PLUT NMULT PNMULT ts (ns) Rs (Msps)
8
4
217 ≈ 0.07%
6339 ≈ 4.21%
49 ≈ 6.38%
79.72 12.54
6 6381 ≈ 4.23% 80.95 12.35
8 6452 ≈ 4.28% 81.96 12.20
10 6598 ≈ 4.38% 83.76 11.94
10
4
259 ≈ 0.09%
6772 ≈ 4.49%
49 ≈ 6.38%
84.18 11.88
6 6904 ≈ 4.58% 82.70 12.09
8 7331 ≈ 4.86% 83.94 11.91
10 7331 ≈ 4.86% 83.00 12.05
12
4
324 ≈ 0.11%
7280 ≈ 4.83%
49 ≈ 6.38%
82.65 12.10
6 7916 ≈ 5.25% 83.28 12.01
8 7954 ≈ 5.28% 87.02 11.49
10 8147 ≈ 5.41% 85.99 11.63
14
4
384 ≈ 0.13%
8761 ≈ 5.81%
49 ≈ 6.38%
84.12 11.89
6 8915 ≈ 5.91% 85.08 11.75
8 8999 ≈ 5.97% 86.39 11.58
10 9163 ≈ 6.08% 86.75 11.53
16
4
428 ≈ 0.14%
9816 ≈ 6.51%
49 ≈ 6.38%
86.42 11.54
6 9990 ≈ 6.63% 84.80 11.79
8 10072 ≈ 6.68% 88.31 11.32
10 10252 ≈ 6.80% 88.65 11.28
Synthesis results show that the hardware proposal for TS-FIMM takes up a small hardware space of less
than 1%, PR, in registers and less than 7% in LUTs, PLUT, of the FPGA (see Tables 1 and 2). These
results enable the use of several TS-FIMM implemented in parallel on FPGA, allowing to accelerate several
applications in massive data environments. On the other hand, the low hardware consumption allows the
use of TS-FIMM in small FPGAs of low cost and consumption for applications of IoT and M2M. Another
13
Table 2: Synthesis results (hardware requirement and time) associated with TS-FIMM-P hardware.
N T NR PR NLUT PLUT NMULT PNMULT ts (ns) Rs (Msps)
8
4
746 ≈ 0.25%
5326 ≈ 3.53%
49 ≈ 6.38%
56.73 17.62
6 5350 ≈ 3.55% 55.81 17.92
8 5422 ≈ 3.60% 56.18 17.80
10 5590 ≈ 3.71% 56.97 17.55
10
4
917 ≈ 0.30%
6093 ≈ 4.04%
49 ≈ 6.38%
57.21 17.48
6 6141 ≈ 4.07% 57.88 17.28
8 6199 ≈ 4.11% 57.63 17.35
10 6317 ≈ 4.19% 56.72 17.63
12
4
1113 ≈ 0.37%
6910 ≈ 4.58%
49 ≈ 6.38%
57.90 17.27
6 6982 ≈ 4.63% 58.22 17.18
8 7016 ≈ 4.65% 58.60 17.06
10 7172 ≈ 4.76% 56.26 17.77
14
4
1301 ≈ 0.43%
7799 ≈ 5.17%
49 ≈ 6.38%
58.60 17.06
6 7823 ≈ 5.19% 58.22 17.18
8 7905 ≈ 5.24% 58.26 17.16
10 8031 ≈ 5.33% 60.00 16.66
16
4
1477 ≈ 0.49%
8713 ≈ 5.78%
49 ≈ 6.38%
59.43 16.83
6 8737 ≈ 5.80% 58.14 17.20
8 8819 ≈ 5.85% 57.89 17.27
10 8955 ≈ 5.94% 58.90 16.98
important point to be analyzed, still in relation to the synthesis, is the linear behavior of the hardware
consumption in relation to the number of bits, unlike the work presented in [45], and this is important, since
it makes possible the use systems with higher resolution.
The values of throughput, Rs, were very relevant, with values about 11.5Msps for TS-FIMM-OS and
values about 17Msps for TS-FIMM-P. These values enables its application in various large volume problems
for processing as presented in [30] or in problems with fast control requirements such as tactile internet
applications [22, 21]. It is also observed that throughput has a linear behavior as a function of the number
of bits.
The TS-FIMM-P has a speedup about 1.47× ( 17Msps11.5Msps ) regards the TS-FIMM-OS. This speedup was
driven by the critical path reduction with the pipeline scheme. However, the pipeline scheme in TS-FIMM-P
used about 3.4× registers (NR) more than TS-FIMM-OS.
The figures 14 and 15 show the behavior surfaces of the number of LUTs (NLUT) and throughput in
14
function of N and T for TS-FIMM-OS, respectively. For both cases an adjustment was made, through a
regression technique, to find the plane that best matches the measured points. For the case of NLUT, the
plane, fNLUT (N,T) expressed by
fNLUT (N,T) ≈ 1682 + 532.2×N+ 6.493× 10−13 × T, (20)
with a R2 = 0.9766. For throughput in Msps was found a plane, fRs (N,T), characterized as
fRs (N,T) ≈ 13.24− 0.1163×N+ 3.414× 10−16 × T, (21)
with R2 = 0.7521.
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Figure 14: Plane, fNLUT (N,T), found to estimate the number of LUTs in function of the number of bits N and T for TS-FIMM-
OS.
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Figure 15: Plane, fRs (N,T), found to estimate throughput, Rs, for different number of bits N and T for TS-FIMM-OS.
The behavior surfaces of the number of LUTs (NLUT) and throughput in function of N and T for TS-
FIMM-P are presented in Figures 16 and 17, respectively. For the case of NLUT, the plane, fNLUT (N,T)
expressed by
fNLUT (N,T) ≈ 1171 + 491.1×N+ 4.245× 10−13 × T, (22)
15
with a R2 = 0.9838. For throughput in Msps was found a plane, fRs (N,T), characterized as
fRs (N,T) ≈ 18.48− 0.09704×N− 5.365× 10−16 × T, (23)
with R2 = 0.5366.
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Figure 16: Plane, fNLUT (N,T), found to estimate the number of LUTs in function of the number of bits N and T for TS-FIMM-P.
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Figure 17: Plane, fRs (N,T), found to estimate throughput, Rs, for different number of bits N and T for TS-FIMM-P.
5.2. Synthesis Results - Fuzzy-PI Controller Hardware
Tables 3 and 4 present the synthesis results related to hardware occupancy and throughput, Rs for the
Fuzzy-PI controller hardware (see Figure 2) . The results are presented for several values of N and T = 10.
Synthesis results, drawn on Table 3 and 4, show that the proposed implementation requires a small
fraction of hardware space, less than 1%, PR, in registers and less than 8% in LUTs, PLUT, of the FPGA.
In addition, it is possible to see the numbers of embedded multipliers, PNMULT, remained below 7%. This
occupation enables the use of several Fuzzy-PI controllers in parallel in the same FPGA hardware and this
allows various controls systems running in parallel on industrial applications. The low size implementation
also allows the use in low cost and power consumption IoT and M2M applications. Regarding throughput,
16
Table 3: Synthesis results (hardware requirement and time) associated with Fuzzy-PI controller hardware with TS-FIMM-OS.
N NR PR NLUT PLUT NMULT PNMULT ts (ns) Rs (Msps)
8 261 ≈ 0.09% 6834 ≈ 4.53% 49 ≈ 6.38% 92.87 10.77
10 307 ≈ 0.10% 7331 ≈ 4.86% 49 ≈ 6.38% 98.44 10.16
12 375 ≈ 0.12% 8409 ≈ 5.58% 49 ≈ 6.38% 98.68 10.13
14 438 ≈ 0.15% 9460 ≈ 6.28% 49 ≈ 6.38% 99.98 10.00
16 488 ≈ 0.16% 10595 ≈ 7.03% 49 ≈ 6.38% 104.31 9.59
Table 4: Synthesis results (hardware requirement and time) associated with Fuzzy-PI controller hardware with TS-FIMM-P.
N NR PR NLUT PLUT NMULT PNMULT ts (ns) Rs (Msps)
8 790 ≈ 0.26% 5826 ≈ 3.87% 49 ≈ 6.38% 66.08 15.13
10 965 ≈ 0.32% 6317 ≈ 4.19% 49 ≈ 6.38% 72.16 13.86
12 1164 ≈ 0.39% 7434 ≈ 4.93% 49 ≈ 6.38% 68.95 14.50
14 1355 ≈ 0.45% 8328 ≈ 5.53% 49 ≈ 6.38% 73.23 13.66
16 1537 ≈ 0.51% 9298 ≈ 6.17% 49 ≈ 6.38% 74.56 13.41
Rs, the results obtained were highly relevant, with values between 15.33, and 13.41Msps. Which enables its
application in several problems with large data volume for processing as presented in [30] or in problems with
fast control requirements such as tactile internet applications [21].
6. Validation Results
6.1. Validation Results - TS-FIMM Hardware
The Figures 18 and 19 show the mapping between input (x0(n) and x1(n)) and output vd(n) for proposed
hardware and a reference implementation with Fuzzy Matlab Toolbox (License number 1080073) [46], re-
spectively. The Matlab implementation, shown in Figure 19, uses floating-point format with 64 bits (double
precision) while in Figure 18 the proposed hardware-generated mapping is presented using lower resolution
synthesized (N = 8, V = 9 and T = 4). These figures are able to present a qualitative representation of the
proposed implementation, in which the obtained results are quite similar to those expected.
The Table 5 shows the mean square error (MSE) between the Fuzzy Matlab Toolbox and the proposed
hardware implementation for several cases N and T . For the experiment, the calculation ofMSE is expressed
as
MSE =
1
Z
Z−1∑
n=0
(vref [Float64](n)− vd[sV.N](n))2 , (24)
where Z represents the number of tested points that corresponded to 10000 points spread evenly within the
limits of the input values (−1 and 1). The Figures 18 and 19 were generated with these points.
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Figure 18: Mapping between input and output from TS-FIMM hardware using fixed-point with N = 8, V = 9 and T = 4.
The results obtained in relation toMSE were also quite significant, showing that the TS-FIMM hardware
has a response quite similar to the implementation with 64 bits even for a fixed-point resolution of 8 bits
(MSE = 2,395 × 10−6). Another interesting fact was related to the values of T that did not significantly
influence the MSE value for the pertinence functions used (see Figure 7) in the project. It is important
to note that the implementation of TS-FIMM hardware with few bits leads to smaller hardware, low-power
consumption or high-throughput values.
6.2. Validation Results - Fuzzy-PI Controller Hardware
In order to validate the results of the Fuzzy-PI controller in hardware, bit-precision simulation tests
were performed with a non-linear dynamic system characterized by a robotic manipulator system called the
Phantom Omni [47, 48, 49, 50]. The Phantom Omni is a 6-DOF (Degree Of Freedom) manipulator, with
rotational joints. The first three joints are actuated, while the last three joints are non-actuated []. As
illustrated in Figure 20, the device can be modeled as 3-DOF robotic manipulator with two segments L1
and L2. The segments are interconnected by three rotary joints angles θ1, θ2 and θ3. The Phantom Omni
has been widely used in literature, as presented in [47, 48, 49]. Simulations used L1 = 0.135mm, L2 = L1,
L3 = 0.025mm and L4 = L1 +A where A = 0.035mm as described in [49].
Non-linear, second order, ordinary differential equation used to describe the dynamics of the Phantom
Omni can be expressed as
M (θ(t)) θ¨(t) +C
(
θ(t), θ˙(t)
)
θ˙(t) + g (θ(t))− f
(
θ˙(t)
)
= τ (t) (25)
where θ(t) is the vector of joints expressed as
θ(t) =
[
θ1(t) θ2(t) θ3(t)
]T
∈ R3×1, (26)
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Figure 19: Mapping between input and ouput from TS-FIMM generated by Matlab Fuzzy Logic Toolbox using double format.
τ is the vector of torques acting expressed as
τ (t) =
[
τ1(t) τ2(t) τ3(t)
]T
∈ R3×1, (27)
M (θ(t)) ∈ R3×3 is the inertia matrix, C
(
θ(t), θ˙(t)
)
∈ R3×3 is the Coriolis and centrifugal forces matrix,
g (θ(t)) ∈ R3×1 represents the gravity force acting on the joints, θ(t), and the f
(
θ˙(t)
)
is the friction force
on the joints, θ(t) [47, 48, 49, 50].
Figure 21 shows the simulated system where the plant is the 3-DOF Phantom Omni robotic manipulator.
The controlled variables are the angular position of the joints θ1, θ2 and θ3 and the actuator variables are the
torques τ1, τ2 and τ3. The control system has three angular position sensors and each i-th Sensor-i convert
the i-th continuous angle signal, θi(t) to discrete angle signal, θi(n). There are three Fuzzy-PI hardware
running in parallel and every i-th Sensor-i is connected with a Fuzzy-PI hardware, Fuzzy-PI-i. Each i-th
Fuzzy-PI-i hardware generates the i-th discrete torques acting signal, τi(n), and every i-th discrete torque
signal, τi(n), is connected to i-th actuator, Actuator-i. Finally, each i-th actuator, Actuator-i, generates the
i-th continuous torque signal, τi(t) to the applied on the robotic manipulator. The set point variables (or
reference signal) are angular position of the joints and they are expressed by θsp1 (n), θ
sp
2 (n) and θ
sp
3 (n).
Figures 22, 23 and 24 present the hardware validation results for various resolutions in terms of the
number of bits of the fractional part, N = {12, 14, 16} for discrete controlled variables θ1(n), θ2(n) and
θ3(n), respectively. The simulation trajectory was of 10 seconds and every 2 seconds was changing. Table
6 shows the angle trajectory changing for set point variables θsp1 (n), θ
sp
2 (n) and θ
sp
3 (n). Simulations used
ts = 1× 10−5, Kp = 2000 and Ki = 0.1 for each i-th Fuzzy-PI-i hardware.
In the results presented in Figures 22, 23 and 24 it is possible to observed that the controller followed
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Table 5: Mean square error (MSE) between the Fuzzy Matlab Toolbox and the proposed hardware implementation for several
cases N and T .
N T MSE (see Equation 24)
8
4
2.4× 10−6
6
8
10
10
4
1.3× 10−7
6
8
10
12
4
7.2× 10−9
6
8
10
14
4
4.9× 10−10
6
8
10
16
4
2.7× 10−11
6
8
10
the plant reference in all cases. Results also showed that the Takagi-Sugeno Fuzzy-PI hardware proposal has
been following the reference even for a small amount of bits, that is, a low resolution.
7. Comparison with other works
7.1. Throughput comparison
Table 7 shows a comparison with other works in the literature. Parameters like inference machine (IM)
type (Takagi-Sugeno or Mamdani), number of inputs (NI), number of rules (NR), number of outputs (NO),
number of bits (NB), throughput in Msps, Rs and Mflips (Mega fuzzy logic inference per second) are showed.
In additional, Table 7 also shows the speedups (in Msps and Mflips) achieved of the TS-FIMM-OS, TS-
FIMM-P, Fuzzy-PI controller with TS-FIMM-OS (Fuzzy-PI-OS) and with TS-FIMM-P (Fuzzy-PI-P) over
the other works in the literature. The value in flips can be calculated as NR×Rs.
In the work presented in [11], the results were obtained for several cases and for one with two inputs,
35 rules and one output (vehicle parking problem) the proposed hardware achieved a maximum clock about
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Figure 20: Structure of 3-DOF Phantom Omni robotic manipulator.
Table 6: Angle trajectory changing for set point variables θsp1 (n), θ
sp
2 (n) and θ
sp
3 (n).
Set point 0− 2 s 2 s− 4 s 4 s− 6 s 6 s− 8 s 8 s− 10 s
θsp1 (n) (Figure 22) 90° 0° 45° −45° 90°
θsp2 (n) (Figure 23) 45° 45° 0° 22.5° 45°
θsp3 (n) (Figure 24) 45° 22.5° 0° 22.5° 45°
66.251MHz with 10 bits [12, 13]. However, the FIM takes 10 clocks to complete the inference step; in
other words, the hardware proposal in [11] achieves a throughput in Msps of about 66.25110 ≈ 6.63Msps and
in Mflips of about 6.63 × 35 ≈ 232.05Mflips. The speedup in Msps for the TS-FIMM-OS, TS-FIMM-P,
Fuzzy-PI-OS and Fuzzy-PI-P are 12.05Msps6.63Msps ≈ 1.82, 17.63Msps6.63Msps ≈ 2.66, 10.16Msps6.63Msps ≈ 1.53, and 13.86Msps6.63Msps ≈ 2.09,
respectively. As the hardware proposal in this paper used 49 rules, the speedup in Mflips can be calculated
as the throughput in Msps × 4935 , that is, the speedup for the TS-FIMM-OS, TS-FIMM-P, Fuzzy-PI-OS and
Fuzzy-PI-P are 1.82× 1.4 ≈ 2.55, 1.82× 1.4 ≈ 3.72, 1.53× 1.4 ≈ 2.14, and 2.09× 1.4 ≈ 2.93, respectively.
The work presented in [5] proposes a Takagi-Sugeno fuzzy controller on FPGA with two inputs, 6 rules
and three outputs. The hardware achieved a throughput of about 1Msps with 8 bits on the bus. With 8 bits,
the speedup in Msps for the TS-FIMM-OS, TS-FIMM-P, Fuzzy-PI-OS and Fuzzy-PI-P are 11.94Msps1Msps ≈ 11.94,
17.55Msps
1Msps ≈ 17.55, 10.77Msps1Msps ≈ 10.77, and 15.13Msps1Msps ≈ 15.13, respectively. The speedup in Mflips is about
49
6 ≈ 8.16× over the speedup in Msps.
In [16], a Mamdani fuzzy logic controller on FPGA was proposed. The hardware carries out a throughput
of about 25Mflips with two inputs, 49 rules, one output, and 16 bits. Using 16 bits, the speedup in Mflips
for the TS-FIMM-OS, TS-FIMM-P, Fuzzy-PI-OS and Fuzzy-PI-P are 11.28×49Mflips25Mflips ≈ 22.11, 16.98×49Mflips25Mflips ≈
33.28, 9.59×49Mflips25Mflips ≈ 18.79, and 13.41×49Mflips25Mflips ≈ 26.28, respectively. As the number of rules is 49, the
speedup in Msps is equal to Mflips.
The work presented in [31] uses a Mamdani inference machine and the throughput in Mflips is about
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Figure 21: Simulated system used to validate the Fuzzy-PI hardware proposal. The plant is the 3-DOF Phantom Omni robotic
manipulator and there are three Fuzzy-PI hardware running in parallel.
48.23Mflips. The hardware designed in [31] operated with 8 bits, four inputs, 9 rules and one output.
The speedup in Mflips, with 8 bits, for the TS-FIMM-OS, TS-FIMM-P, Fuzzy-PI-OS and Fuzzy-PI-P are
11.94×49Mflips
48.23Mflips ≈ 12.13, 17.55×49Mflips48.23Mflips ≈ 17.83, 10.77×49Mflips48.23Mflips ≈ 10.94, and 13.41×49Mflips48.23Mflips ≈ 15.37, respectively.
The speedup in Msps is about 949 ≈ 0.18× over the speedup in Mflips.
The hardware used in [14] takes 6 clocks cycles over 10MHz (in four states) to execute a M-IM with 16
bits. This is equivalent to a throughput of about 10MHz6 ≈ 1.67Msps. The scheme proposed in [14] used two
inputs, 25 rules and one output. The speedup in Msps for the TS-FIMM-OS, TS-FIMM-P, Fuzzy-PI-OS and
Fuzzy-PI-P are 11.28Msps1.67Msps ≈ 6.75, 16.98Msps1.67Msps ≈ 10.17, 9.59Msps1.67Msps ≈ 5.74, and 13.41Msps1.67Msps ≈ 8.03, respectively. The
speedup in Mflips is about 4925 ≈ 1.96× over the speedup in Msps.
The works presented in [18, 20] shows a hardware can achieve about 1Msps. The work presented in [18]
uses two inputs, 25 rules, one output and 8 bits and the designer presented in [20] was projected with three
inputs, 42 rules and one output. The speedup in Msps for the TS-FIMM-OS, TS-FIMM-P, Fuzzy-PI-OS and
Fuzzy-PI-P are equal to previously calculated values used in [5]. The speedup in Mflips are about 4925 ≈ 1.96×
and 4942 ≈ 1.16× over the speedup in Msps for works [18] and [20], respectively.
Finally, the hardware proposes in [7] achieved a throughput of about 1.56Msps with three inputs, two
outputs and 24 bits. The speedup in Msps for the TS-FIMM-OS, TS-FIMM-P, Fuzzy-PI-OS and Fuzzy-PI-P
are 11.28Msps1.56Msps ≈ 7.23, 16.98Msps1.56Msps ≈ 10.88, 9.59Msps1.56Msps ≈ 6.15, and 13.41Msps1.56Msps ≈ 8.59, respectively. The fuzzy
system proposed in [7] does not use linguistic fuzzy rules and it cannot calculate the throughput in Mflips.
7.2. Hardware occupation comparison
Table 8 shows a comparison regarding the hardware occupation between the proposed hardware in this
work and other literature works presented in Table 7. The second, third, fourth and fifth columns show the
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Figure 22: Validation results from the proposed Takagi-Sugeno Fuzzy-PI hardware. Simulation trajectory for θ1(t) with θ1(n)
using N = {12, 14, 16} bits in the fractional part.
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Figure 23: Validation results from the proposed Takagi-Sugeno Fuzzy-PI hardware. Simulation trajectory for θ2(t) with θ2(n)
using N = {12, 14, 16} bits in the fractional part.
type of FPGA, the number of logic cells (NLC), the number of multipliers (NMULT) and the number of bits
in memory block RAMs (NBitsM), respectively and the last three columns show the ratio of the hardware
occupation between the proposal presented here, Nworkhardware, and literature works, N
ref
hardware, presented in
Table 7. The ratio of the hardware occupation can be expressed as
Roccupation =

Nworkhardware
Nrefhardware
, for Nworkhardware > 0 and N
ref
hardware > 0
1
Nrefhardware
, for Nworkhardware = 0 and N
ref
hardware > 0
Nworkhardware , for N
work
hardware > 0 and N
ref
hardware = 0
1 , for Nworkhardware = 0 and N
ref
hardware = 0
, (28)
where Nworkhardware and N
ref
hardware can be replaced by NLC, NMULT or NBitsM.
The work presented in [11] used a Spartan 3A DSP FPGA from Xilinx and it has a hardware occupation
of about 199 slices, 4 multipliers and 1 block RAM. As this FPGA uses about 2.25 LC per slice, it used about
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Figure 24: Validation results from the proposed Takagi-Sugeno Fuzzy-PI hardware. Simulation trajectory for θ3(t) with θ3(n)
using N = {12, 14, 16} bits in the fractional part.
447 LC and it has 1512K bits per block RAM. The scheme proposed in [5] used a Cyclone II EP2C35F672C6
FPGA from Intel and it has a hardware occupation of about 1622 logic cells and 8.19 Kbits of memory. The
EP2C35 FPGA has 105 block RAM and 4,096 memory bits per block (4,608 bits per block including 512
parity bits).
In [16], the work assign a Arria V GX 5AGXFB3H4F40C5NES FPGA from Intel and it has a hardware
occupation of about 3248 ALMs and 6.592 Kbits of memory. The Arria V GX 5AGX has two combinational
logic cells per ALM. The hardware proposed in [31] employs a Spartan 6 FPGA from Xilinx and it has a
hardware occupation of about 544 LUTs and 32 multipliers. As this FPGA uses about 1.6 LC per LUT, it
used about 447 LC.
The hardware presented in the manuscript [14] utilizes a Spartan 6 FPGA from Xilinx and it has a
hardware occupation of about 1802 slices and 5 multipliers. As this FPGA works with 6.34 LC per slice, it
used about 11425 LC. The proposal described in [20] take advantage of Virtex 5 xc5vfx70t-3ff1136 FPGA
from Xilinx and it has a hardware occupation of about 8195 LUTs and 53 multipliers. As this FPGA uses
about 1.6 LC per LUT, it used about 13108 LC. 6-input LUT, they use the multiplier 1.6. The work presented
in [7] used a Virtex 7 VX485T-2 FPGA from Xilinx and it has a hardware occupation of about 1948 slices
and 38 multipliers. As this FPGA uses about 6.4 LC per slice, it used about 12468 LC.
7.3. Power consumption comparison
Table 9 shows the dynamic power saving regards the dynamic power. The dynamic power can be expressed
as
Pd ∝ Ng × Fclk × V 2DD, (29)
where Ng is the number of elements (or gates), Fclk is the maximum clock frequency and VDD is the supply
voltage. The frequency dependence is more severe than equation 31 suggests, given that the frequency at
which a CMOS circuit can operate is approximately proportional to the voltage [41]. Thus, the dynamic
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power can be expressed as
Pd ∝ Ng × F 3clk. (30)
For all comparisons, the number of elements, Ng, was calculated as
Ng = NLC+NMULT. (31)
Based on Equation 30, the dynamic power saving can be expressed as
Sd =
N refg ×
(
F refclk
)3
Nworkg ×
(
Fworkclk
)3 , (32)
where the N refg and F refclk are the number of elements (NLC + NMULT) and the maximum clock frequency
of the literature works, respectively and the Nworkg and Fworkclk are the number of elements (NLC+NMULT)
and the maximum clock frequency of this work, respectively. Differently from the literature, the hardware
proposed here uses a fully parallelization layout, and it spends a one clock cycle per sample processing. In
other words, the maximum clock frequency is equivalent to the throughput, Fworkclk ≡ Rs.
7.4. Analysis of the comparison
Results presented in Tables 7 and 9 demonstrate that the fully parallelization strategy adopted here can
achieve significant speedups and power consumption reductions. On the other hand, the fully parallelization
scheme can increase the hardware consumption, see Table 8.
The mean value of speedup was about 10.89× in Msps and 30.89× in Mflips (see Table 7) and this results
are very expressive to big data and MMD applications [1, 2, 3]. High-throughput fuzzy controllers are also
important to speed control systems such as tactile internet applications [22, 21].
This manuscript proposal has LC resource higher utilization than the literature proposals (Table 8). The
mean value regarding NLC utilization was about 6.89×; in other words, the fuzzy hardware scheme proposed
here has used 6.89× more LC than the literature proposals. In the case of multipliers (NMULT), the mean
value of the additional hardware was about 17.69×. Despite being large relative values, Tables 1, 2, 3 and
4 show that the fuzzy hardware proposals in this work expend no more than 7% of the FPGA resource.
Another important aspect is the block RAM resource utilization (NBitsM). The fully parallel computing
scheme proposed here, do not spend clock time to access information in block RAM and this can increase
the throughput and decrease the power consumption (see references [11], [5] and [16] in Tables 7, 8 and 9).
The fully parallel designer allows to execute many operations per clock period, and this reduces the clock
frequency operation and increases the throughput. Due to the non-linear relationship with clock frequency
operation (see Equation 30), this strategy permits a considerable reduction of the dynamic power consumption
(see Table 9). The results presented in Table 9 show that the power saving can achieve values from 4 until
106 times and these results are quite significant and enable the use of the proposed hardware here in several
IoT applications.
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8. Conclusions
This work aimed to develop a dedicated hardware for a fuzzy inference machine of the Takagi-Sugeno
applied a Fuzzy-PI controller. The developed hardware used a fully parallel implementation with fixed-point
and floating-point representation in distinct parts of the proposed scheme. All details of the implementation
were presented as well as results for synthesis and bit-precision simulations. The synthesis results were
performed for several bit size resolutions and showed that the proposed hardware is viable and can be used in
applications with critical processing time requirements. Through the synthesis data, curves were generated to
predict hardware consumption and throughput to untested bit values, in order to characterize the proposed
hardware. In addition, comparison results concerning throughput, hardware occupation, and power saving
with other literature proposals were presented.
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Table 7: Throughput comparison with other works.
References IM NI NR NO NB Msps Mflips This work
Speedup
Msps Mflips
[11] (2013) TS-IM 2 35 1 10 ≈ 6.63 ≈ 232.05
TS-FIMM-OS ≈ 1.82× ≈ 2.55×
TS-FIMM-P ≈ 2.66× ≈ 3.72×
Fuzzy-PI-OS ≈ 1.53× ≈ 2.14×
Fuzzy-PI-P ≈ 2.09× ≈ 2.93×
[5] (2014) TS-IM 2 6 3 8 ≈ 1.00 ≈ 6.00
TS-FIMM-OS ≈ 11.94× ≈ 97.43×
TS-FIMM-P ≈ 17.55× ≈ 143.20×
Fuzzy-PI-OS ≈ 10.77× ≈ 87.88×
Fuzzy-PI-P ≈ 15.13× ≈ 123.46×
[16] (2015) M-IM 2 49 1 16 ≈ 0.51 ≈ 25.00
TS-FIMM-OS ≈ 22.11× ≈ 22.11×
TS-FIMM-P ≈ 33.28× ≈ 33.28×
Fuzzy-PI-OS ≈ 18.79× ≈ 18.79×
Fuzzy-PI-P ≈ 26.28× ≈ 26.28×
[31] (2016) M-IM 4 9 1 8 ≈ 5.36 ≈ 48.23
TS-FIMM-OS ≈ 2.18× ≈ 12.13×
TS-FIMM-P ≈ 3.20× ≈ 17.83×
Fuzzy-PI-OS ≈ 1.97× ≈ 10.94×
Fuzzy-PI-P ≈ 2.76× ≈ 15.37×
[14] (2018) M-IM 2 25 1 16 ≈ 1.67 ≈ 41.75
TS-FIMM-OS ≈ 6.75× ≈ 13.23×
TS-FIMM-P ≈ 10.17× ≈ 19.93×
Fuzzy-PI-OS ≈ 5.74× ≈ 11.25×
Fuzzy-PI-P ≈ 8.03× ≈ 15.74×
[18] (2019) M-IM 2 25 1 8 ≈ 1.00 ≈ 25.00
TS-FIMM-OS ≈ 11.94× ≈ 23.40×
TS-FIMM-P ≈ 17.55× ≈ 34.40×
Fuzzy-PI-OS ≈ 10.77× ≈ 21.11×
Fuzzy-PI-P ≈ 15.13× ≈ 29.65×
[20] (2019) M-IM 3 42 1 − ≈ 1.00 ≈ 42.00
TS-FIMM-OS ≈ 11.94× ≈ 13.85×
TS-FIMM-P ≈ 17.55× ≈ 20.36×
Fuzzy-PI-OS ≈ 10.77× ≈ 12.49×
Fuzzy-PI-P ≈ 15.13× ≈ 17.55×
[7] (2019) TS-IM 3 − 2 24 ≈ 1.56 −
TS-FIMM-OS ≈ 7.23× −
TS-FIMM-P ≈ 10.88× −
Fuzzy-PI-OS ≈ 6.15× −
Fuzzy-PI-P ≈ 8.59× −
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Table 8: Hardware occupation comparison with other works.
References FPGA NLC NMULT NBitsM This work
Roccupation
NLC NMULT NBitsM
[11] (2013) Spartan 3A 447 4 1512K
TS-FIMM-OS ≈ 26.24×
≈ 12.25× ≈ 10−6×
TS-FIMM-P ≈ 22.61×
Fuzzy-PI-OS ≈ 26.24×
Fuzzy-PI-P ≈ 22.61×
[5] (2014) Cyclone II 1622 0 8.19K
TS-FIMM-OS ≈ 6.51×
49× ≈ 10−3×
TS-FIMM-P ≈ 5.51×
Fuzzy-PI-OS ≈ 6.74×
Fuzzy-PI-P ≈ 5.75×
[16] (2015) Arria V GX 6496 0 6.592K
TS-FIMM-OS ≈ 2.53×
49× ≈ 10−3×
TS-FIMM-P ≈ 2.21×
Fuzzy-PI-OS ≈ 2.61×
Fuzzy-PI-P ≈ 2.29×
[31] (2016) Spartan 6 871 32 0K
TS-FIMM-OS ≈ 12.13×
≈ 1.53× 1×
TS-FIMM-P ≈ 10.28×
Fuzzy-PI-OS ≈ 12.56×
Fuzzy-PI-P ≈ 10.71×
[14] (2018) Spartan 6 11425 5 0K
TS-FIMM-OS ≈ 1.44×
≈ 9.8× 1×
TS-FIMM-P ≈ 1.25×
Fuzzy-PI-OS ≈ 1.48×
Fuzzy-PI-P ≈ 1.30×
[20] (2019) Virtex 5 13108 53 0K
TS-FIMM-OS ≈ 1.25×
≈ 0.93× 1×
TS-FIMM-P ≈ 1.09×
Fuzzy-PI-OS ≈ 1.29×
Fuzzy-PI-P ≈ 1.13×
[7] (2019) Virtex 7 12468 38 0K
TS-FIMM-OS ≈ 1.32×
≈ 1.29× 1×
TS-FIMM-P ≈ 1.15×
Fuzzy-PI-OS ≈ 1.36×
Fuzzy-PI-P ≈ 1.19×
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Table 9: Dynamic power comparison with other works.
References FPGA N refg F refclk (MHz) This work N
work
g F
work
clk (MHz) Sd
[11] (2013) Spartan 3A 451 66.251
TS-FIMM-OS 11779
6.63
≈ 38.20×
TS-FIMM-P 10157 ≈ 44.30×
Fuzzy-PI-OS 11779 ≈ 38.20×
Fuzzy-PI-P 10157 ≈ 44.30×
[16] (2015) Arria V GX 6496 125
TS-FIMM-OS 16453
0.51 ≈ 106×
TS-FIMM-P 14377
Fuzzy-PI-OS 17001
Fuzzy-PI-P 14926
[31] (2016) Spartan 6 903 20
TS-FIMM-OS 6598
5.36
≈ 4.42×
TS-FIMM-P 5590 ≈ 5.22×
Fuzzy-PI-OS 6834 ≈ 4.27×
Fuzzy-PI-P 5826 ≈ 5.01×
[14] (2018) Spartan 6 11430 10
TS-FIMM-OS 10252
1.67
≈ 149.16×
TS-FIMM-P 8955 ≈ 170.70×
Fuzzy-PI-OS 10595 ≈ 144.35×
Fuzzy-PI-P 9298 ≈ 164.42×
[7] (2019) Virtex 7 12506 150
TS-FIMM-OS 10252
1.56 ≈ 105×
TS-FIMM-P 8955
Fuzzy-PI-OS 10595
Fuzzy-PI-P 9298
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